Dynamics of threshold voltage shifts in organic and amorphous silicon field-effect transistors

Mathijssen, Simon G. J.; Colle, Michael; Gomes, Henrique; Smits, Edsger C. P.; de Boer, Bert; McCulloch, Iain; Bobbert, Peter A.; de Leeuw, Dago M.; Cölle, Michael

Published in:
Advanced materials

DOI:
10.1002/adma.200602798

IMPORTANT NOTE: You are advised to consult the publisher's version (publisher's PDF) if you wish to cite from it. Please check the document version below.

Document Version
Publisher's PDF, also known as Version of record

Publication date:
2007

Link to publication in University of Groningen/UMCG research database

Citation for published version (APA):

Copyright
Other than for strictly personal use, it is not permitted to download or to forward/distribute the text or part of it without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license (like Creative Commons).

The publication may also be distributed here under the terms of Article 25fa of the Dutch Copyright Act, indicated by the "Taverne" license. More information can be found on the University of Groningen website: https://www.rug.nl/library/open-access/self-archiving-pure/taverne-amendment.

Take-down policy
If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim.

Downloaded from the University of Groningen/UMCG research database (Pure): http://www.rug.nl/research/portal. For technical reasons the number of authors shown on this cover page is limited to 10 maximum.

Download date: 03-08-2024
Dynamics of Threshold Voltage Shifts in Organic and Amorphous Silicon Field-Effect Transistors

By Simon G. J. Mathijsse, Michael Cölle, Henrique Gomes, Edsger C. P. Smits, Bert de Boer, Iain McCulloch, Peter A. Bobbert, and Dago M. de Leeuw

Progress in environmental stability and processability, and the increase of the field-effect mobility of organic semiconductors has triggered their use as the active element in microelectronic devices. The advantages of their application are the easy processing, for example, spin-coating and ink-jet printing, without a temperature hierarchy, and their mechanical flexibility. Applications are foreseen in the field of large-area electronics where numerous devices are integrated on low-cost substrates such as plastics. The first flexible, even rollable, quarter video graphics array (QVGA) active matrix displays based on organic semiconductors have already been reported.

In present commercial displays, amorphous silicon, a-Si, is used as the active semiconductor. In order to be competitive, organic transistors should exhibit the same performance with respect to current modulation and electrical reliability. The field-effect mobility of organic transistors is already comparable to that of a-Si-based transistors. Values of unity have been demonstrated not only for evaporated organic semiconductors,[2] but also using solution-processed semiconductors.[3,4] In this paper we discuss the electrical instability of organic transistors. We observe that the threshold-voltage shift shows a stretched-exponential time dependence under an applied gate bias. The relaxation time is observed to be in the order of 10^7 s (ca. 4 months) at room temperature and is comparable to the best values reported for a-Si-based transistors. The activation energy is common for all other organic transistors reported so far. The constant activation energy supports charge trapping by residual water as the common origin. Quantitative analysis shows that differences in reliability of organic transistors are due to differences in the frequency prefactor.

The electrical instability of practical transistors is a device parameter. It can be due to ionic displacements in the gate dielectric; photo-oxidation under applied bias in an ambient atmosphere; or charge trapping at interfaces or at impurities in the bulk, due to defect creation or water at the gate-dielectric–semiconductor interface. Here we focus on the intrinsic electrical instability. We use thermally grown SiO2 as gate dielectric and determine the dynamics of the electrical instability of organic transistors as a function of time and temperature in a vacuum and in the dark.

We used polytriarylamine (PTAA) as a model compound. This organic semiconductor polymer is amorphous and air stable, with a highest occupied molecular orbital (HOMO) energy level of about –5.1 eV (1 eV = 1.602 × 10^-19 J) and yields reproducible transistors with a mobility of about 10^{-3}–10^{-2} cm² V⁻¹ s⁻¹.[5] The chemical structure is depicted in the insert of Figure 1, where X and Y are short chain alkyl groups. The transistors were fabricated using heavily doped p-type Si wafers as the common gate electrode with a 200 nm thermally oxidized SiO2 layer as the gate dielectric. Gold source and drain electrodes were defined by using photolithography with a channel width (W) and length (L) of 1000 μm and 10 μm, respectively. A 10 nm titanium layer was used for adhesion. The SiO2 layer was passivated with hexamethyldisilazane (HMDS) prior to semiconductor deposition. PTAA films were spin-coated from toluene with a layer thickness of 80 nm. To compare the reliability of PTAA transistors with that of other organic semiconductors we investigated regioregular poly(3-hexylthiophene) (P3HT) (Merck, UK), poly(9,9-diocetyl-fluorene-co-bithiophene) (F8T2) (American Dye Source, Canada) and 3-butyl α-quinquethiophene (3-BuT5) (Syncom B.V., The Netherlands) transistors. These
organic semiconductors provide a variety of morphologies; from the polycrystalline film forming oligomer 3-BuT5 with large grain sizes and pronounced grain boundaries, a highly crystalline polymer P3HT with domains in the nanometer scale, a liquid crystalline glassy copolymer F8T2, and an amorphous polymer PTAA. The materials also exhibit a range of HOMO energy levels, from the electron rich, planar and highly conjugated P3HT with a high lying HOMO, to the more electron deficient, fluorene-containing F8T2 polymer. Films were spin-coated from dichlorobenzene and chloroform. Electrical-transport measurements were performed in high vacuum, $10^{-5}$ mbar (1 bar = 100 000 Pa), in the dark, using a HP 4155C semiconductor parameter analyzer. Prior to the measurements the transistors were annealed for 2 h at 150 °C.

We first investigated the influence of the drain bias on the stress behavior. The drain current of a PTAA transistor under an applied gate bias, $V_g$, of –20 V as a function of time is presented in Figure 1. The dashed line shows the drain current using a continuous drain bias, $V_d$, of –2 V. The current slowly decreases with time. The measurement was performed in vacuum at 100 °C. After recovery of the transistor the measurement was repeated, but for certain periods of time the drain was grounded. The measured drain currents are presented in Figure 1 as squares. Irrespective of the previous drain biasing, the currents are identical. Hence, the gate-bias stress was further investigated using a drain bias of 0 V.

Stress was measured as a function of time and temperature. As a typical example, linear transfer curves are presented in Figure 2a as a function of stress time. The applied gate bias during stress was –20 V and the temperature 140 °C. The transfer curves were measured at a drain bias of –1 V by sweeping the gate bias from 5 V to –35 V and back. No significant hysteresis was observed. The transfer curves shift with stress time in the direction of the applied gate bias; in Figure 2a to the left. Arrows indicate transfer curves measured after 1 min up to 2 weeks. It shows that the magnitude of the shift decreases exponentially with stress time. Figure 2a also shows that the shape of the transfer curves hardly changes. The transfer curves are parallel. The main effect of gate bias stress is a shift of the threshold voltage, $V_{th}$, which is empirically defined as the intercept of the extrapolated transfer curve with the voltage axis.

We assume that the threshold-voltage shift is due to trapped charges with surface density $N_f$. The threshold voltage shift, $\Delta V_{th}$, is then given by $\Delta V_{th} = eN_f/C_{ox}$ where $C_{ox}$ is the capacitance of the gate dielectric and $e$ the elementary charge. In other words, the trapped charges create an electric field that has to be compensated by the gate bias before an accumulation layer can be formed. The rate at which the charges are trapped depends on the free-carrier density $N_f$. For an exponential distribution of trap states, characterized by a temperature $T_0$, the trap rate is given by:

$$\frac{dV_{th}}{dt} \propto \frac{dN_f}{dt} \propto N_f(t) \frac{\tau^\beta}{\tau^\beta}$$

where $\tau$ is a characteristic time constant and the dispersion parameter $\beta$ equals $T/T_0$. Solving Equation 1 with the bound-

---

**Figure 1.** Drain current of a PTAA field-effect transistor as a function of time under an applied gate bias of –20 V. The temperature was 100 °C. The dashed curve is measured using a continuous drain bias of –2 V. The squares present the currents measured when the drain bias is temporarily grounded. The insert shows the schematic cross section of the transistor and the chemical structure of PTAA.

**Figure 2.** a) Linear transfer curves of PTAA transistors as a function of stress time. The gate bias during stress was –20 V and the temperature 140 °C. The arrows indicate transfer curves measured after 1 min minute up to 2 weeks. b) The threshold voltages obtained from Figure 2a presented as a function of time on a logarithmic scale. The fully drawn curve is a fit with a stretched-exponential time dependence.
where $E_a$ is the mean activation energy for trapping, and where $\nu$ is a frequency prefactor.

The threshold voltages are obtained from Figure 2a and presented as a function of time on a logarithmic scale in Figure 2b. The threshold voltage saturates with time. The maximum shift is equal to the applied gate bias. The fully drawn curve is a fit of the stretched exponential to the data. Perfect agreement is obtained for a relaxation time $\tau$ is thermally activated as

$$\tau = \nu^{-1} \exp \left( \frac{E_a}{k_B T} \right)$$

where $E_a$ is the mean activation energy for trapping, and where $\nu$ is a frequency prefactor.

To further investigate the trapping dynamics, stress measurements on a-Si transistors and MIS (metal-insulator-semiconductor) diodes show a small deviation from a stretched exponential, especially close to saturation. A better agreement is obtained using a stretched hyperbola. [6,10,11] Mathematically the hyperbola is obtained when raising the trapped charge density, $N_m$, in Equation 1 to a certain power $a$. The underlying physics is not well understood. For our measurements, the introduction of a parameter $a$ different from unity does not improve the agreement and, therefore, is disregarded.

To further investigate the trapping dynamics, stress measurements on the PTAA transistors were performed at various temperatures. The threshold voltage shifts were fitted with a stretched exponential. The characteristic relaxation times, $\tau$, are presented as a function of reciprocal temperature in Figure 3. A straight line is obtained showing that the relaxation time is thermally activated. The activation energy was determined to be 0.6 eV and the frequency prefactor, $\nu$, 10$^3$ s$^{-1}$. The insert of Figure 3 shows the values of the dispersion parameter, $\beta$, as a function of temperature. From the linear dependence we re-obtain the characteristic temperature of the trap states, $T_m$, of 9 × 10$^2$ K. For a-Si transistors, a modified temperature dependence has been suggested. An additional constant $\beta_0$ has been introduced by taking $\beta$ equal to $T/T_m - \beta_0$. This refinement is beyond the accuracy of our measurements. Each data point in Figure 3 already required more than a week of measuring time.

PTAA is an amorphous semiconductor. The transport is by hopping, that is, phonon-assisted tunneling, of charge carriers between localized states. The electrical transport of the PTAA transistors in accumulation can be fitted by using an exponential density of transport states with a characteristic temperature of 450 K. This value is significantly lower than that determined for the trap states of 9 × 10$^2$ K. This implies that charge transport states and trapping states have a different physical origin. The trapping for instance could be dominated by the interfaces. Therefore we varied both the thickness of the PTAA semiconducting film and the passivation of the SiO$_2$ interface. However, preliminary stress measurements did not yet unambiguously allow identification of the trap states.

Similarly, there is no explanation yet for the values of the activation energy and, especially, for the frequency prefactor. The activation energy is related to the microscopic nature of the trap site. The trap itself is unknown but a value of about 0.6 eV is not unrealistic. The value derived for $\nu$ is about 10$^3$ Hz. It cannot be related to a simple phonon-mediated escape-to-attempt frequency; in that case values of around 10$^{12}$ Hz would be expected. [12] We note however, that a stretched-exponential decay, or Kohlrausch relaxation, fits many relaxation processes in disordered electronic and molecular systems. [13] It holds for all dispersive transport processes in an exponential distribution of trap states. The prefactor can vary by orders of magnitude. Here we use the prefactor only to phenomenologically compare the reliability of organic transistors.

Apart from PTAA we investigated the reliability of polythiophenevinylene (PTV), P3HT, F8TS, 3-BuT5 field-effect transistors as a function of gate bias, stress time, and temperature. The experimental threshold-voltage shifts were fitted with a stretched exponential. Values derived for the prefactor

![Figure 3](image_url)
The frequency prefactor, \( v \), and the activation energy \( E_a \) are presented in Table 1. Reported literature data on sexithiophene (T6), copper-hexa-decafluoro-phthalocyanine (FCuPc) and single-crystalline pentacene are included as well. Our data, as well as the literature data, show that the threshold voltage shift of organic transistors in accumulation is characterized by a common activation energy of around 0.6 eV. Differences in reliability are mainly due to differences in the value of the frequency prefactor, \( v \).

All measurements were performed at a high vacuum of \( 10^{-5} \) mbar. We observe that, in vacuum, a coverage of the SiO\(_2\) gate dielectric with HMDS ranging from 0% to approximately 70% does not influence the threshold-voltage shift. However, the relaxation time in air decreases by an order of magnitude with respect to the measured value in vacuum. This indicates that the threshold voltage shift is due to residual water. This interpretation is confirmed by reported stress and temperature-dependent current measurements on organic transistors deliberately exposed to water vapor.\([\text{14,15,17}]\) Table 1 shows that differences in the reliability are due to the difference in the frequency prefactor that ranges from \( 10^3 \) s\(^{-1}\) to \( 10^8 \) s\(^{-1}\).

To benchmark the reliability of organic transistors we have included in Table 1 the typical frequency prefactor and activation energy for \( \alpha\)-Si transistors. As a figure of merit we have calculated the relaxation time, \( \tau \), at room temperature. As shown in Table 1, the relaxation time of PTAA transistors is comparable to that of \( \alpha\)-Si transistors. In the case of silicon-based transistors the frequency prefactor, \( v \), ranges from \( 10^6 \) s\(^{-1}\) to \( 10^10 \) s\(^{-1}\) depending on the silicon crystallinity. The activation energy is constant. The higher stability for microcrystalline-based transistors results mainly from the fact that \( v \) is more than three orders of magnitude lower.\([\text{16}]\) Due to the high activation energy of \( \alpha\)-Si transistors, at higher temperatures PTAA transistors are much more stable than their \( \alpha\)-Si counterparts. We note that the measurements were performed in a vacuum in the dark. The numbers derived are device parameters and represent state-of-the-art intrinsic electrical reliability.

In practical applications such as integrated circuits and active matrix displays, the transistor is only temporarily switched on. The generated threshold-voltage shift relaxes in the off state. Recovery of stress is therefore as important as stress in accumulation. We investigated the recovery by grounding both the drain and gate bias of stressed transistors and measuring the transfer curves as a function of time and temperature. The threshold-voltage shift in PTAA transistors is completely reversible and follows a stretched-exponential time decay. The relaxation times are presented in Figure 4 as a function of reciprocal temperature. The frequency prefactor is \( 4 \) s\(^{-1}\) and the activation energy is 0.3 eV. The dispersion parameter as a function of temperature is presented in the inset of Figure 4.

From the linear dependence we derive a characteristic temperature of the trap states of \( 9 \times 10^2 \) K is obtained.

<table>
<thead>
<tr>
<th>Semiconductor</th>
<th>( v ) [Hz]</th>
<th>( E_a ) [eV]</th>
<th>( \tau ) @ ( 300 ) K [s]</th>
<th>Reference</th>
</tr>
</thead>
<tbody>
<tr>
<td>PTAA</td>
<td>( 10^3 )</td>
<td>0.6 ± 0.1</td>
<td>( 1 \times 10^0 )</td>
<td>This work</td>
</tr>
<tr>
<td>PTV</td>
<td>( 10^6 )</td>
<td>0.62</td>
<td>( 6 \times 10^4 )</td>
<td>([\text{17}])</td>
</tr>
<tr>
<td>T6</td>
<td>( 10^3 )</td>
<td>0.32</td>
<td>( 10^0 )</td>
<td>([\text{19}])</td>
</tr>
<tr>
<td>FCuPc</td>
<td>–</td>
<td>0.51</td>
<td>–</td>
<td>([\text{20}])</td>
</tr>
<tr>
<td>Pentacene</td>
<td>( 10^6 )</td>
<td>0.67</td>
<td>( 4 \times 10^4 )</td>
<td>([\text{21}])</td>
</tr>
<tr>
<td>(single crystal)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F8T2</td>
<td>–</td>
<td>0.32</td>
<td>( 1.5 \times 10^0 )</td>
<td>Ea: ([\text{22}])</td>
</tr>
<tr>
<td>3-BuT5</td>
<td>( 10^3 )</td>
<td>0.6 ± 0.1</td>
<td>( 3 \times 10^0 )</td>
<td>This work</td>
</tr>
<tr>
<td>P3HT</td>
<td>( 10^6 )</td>
<td>0.6 ± 0.1</td>
<td>( 4 \times 10^0 )</td>
<td>This work</td>
</tr>
<tr>
<td>( \alpha)-Si</td>
<td>( 10^6 )</td>
<td>0.98</td>
<td>( 8 \times 10^0 )</td>
<td>([\text{12}])</td>
</tr>
<tr>
<td>( \mu)-Si</td>
<td>( 10^6 )</td>
<td>1.07</td>
<td>( 10^1 )</td>
<td>([\text{16}])</td>
</tr>
<tr>
<td>RECOVERY</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PTAA</td>
<td>4</td>
<td>0.3 ± 0.1</td>
<td>( 1 \times 10^0 )</td>
<td>This work</td>
</tr>
<tr>
<td>( \alpha)-Si</td>
<td>( 10^13 )</td>
<td>1.1-1.5</td>
<td>( 5 \times 10^0 )</td>
<td>([\text{12}])</td>
</tr>
</tbody>
</table>

Figure 4. Recovery relaxation times as a function of reciprocal temperature. The stressed PTAA transistors were recovered by grounding both gate and drain electrodes. The dashed line shows that the relaxation time during recovery is thermally activated with an activation energy of 0.3 eV. The inset shows the corresponding dispersion parameters as a function of temperature. From the linear dependence a characteristic temperature of the trap states of \( 9 \times 10^2 \) K is obtained.
tude faster than recovery. Finally, we stressed the PTAA devices at a positive gate bias where the transistor was in depletion. Quantitative analysis is hampered by the occurrence of hysteresis. However, the preliminary measurements show that the dynamics are at least an order of magnitude slower than at gate-bias stress in accumulation. The limited voltage shift in depletion indicates the high purity of the PTAA semiconductor.

In summary, we have investigated the reliability of organic field-effect transistors using PTAA as a model semiconductor. Electrical instabilities are due to threshold voltage shifts under applied gate bias. The drain bias can be disregarded. The threshold-voltage shifts with time according to a stretched exponential. The relaxation times in accumulation are thermally activated with activation energy of 0.6 eV. This value has been found to be typical for all other organic transistors. The origin is charge trapping at residual-water-related trap sites. Differences in the reliability of organic transistors are due to differences in the frequency prefactor that varies between $10^3$ s$^{-1}$ to $10^9$ s$^{-1}$. The stress is completely reversible with comparable terparts.

SiO$_2$. The SiO$_2$ layer was treated with the primer HMDS prior to film solution with a concentration of 10 mg mL$^{-1}$ and 5 mg mL$^{-1}$, respectively. Benzene solution (7 mg mL$^{-1}$), 3-BuT5 and F8T2 films from a chlorobenzene solution in a film thickness of 80 nm. P3HT films were spun from a dichlorobenzene solution (7 mg mL$^{-1}$), and in the dark. The numbers derived here show the presence status on the intrinsic reliability. The reliability of PTAA semiconductors and materials technology of transistors. Moreover, charge trapping at residual-water-related trap sites. Differences in the reliability of organic transistors are due to differences in the frequency prefactor that varies between $10^3$ s$^{-1}$ to $10^9$ s$^{-1}$. The stress is completely reversible with comparable terparts.

Experimental

Field-effect transistors were fabricated using heavily doped $p$-type Si wafers as the common gate electrode with a 200 nm thermally oxidized SiO$_2$ layer as the gate dielectric. Using conventional photolithography, gold source and drain electrodes were defined in a bottom-contact device configuration (Fig. 1, inset) with a channel width (W) and length (L) of 1000 µm and 10 µm, respectively. A 10 nm layer of titanium was used acting as an adhesion layer for the gold on SiO$_2$. The SiO$_2$ layer was treated with the primer HMDS prior to semiconductor deposition in order to passivate its surface. PTAA films were spun from a toluene solution at 2000 rpm for 20 s resulting in a film thickness of 80 nm. P3HT films were spun from a dichlorobenzene solution (7 mg mL$^{-1}$), 3-BuT5 and F8T2 films from a chloroform solution with a concentration of 10 mg mL$^{-1}$ and 5 mg mL$^{-1}$, respectively, also resulting in film thicknesses of around 80 nm. Freshly prepared devices were annealed in a vacuum of $10^{-3}$ mbar at 150 °C for 2 h. All electrical measurements were performed in a high vacuum ($10^{-5}$ mbar) using a HP 4155C semiconductor parameter analyzer.

Received: December 6, 2006
Revised: March 9, 2007
Published online: August 21, 2007