No Padding Please: Efficient Neural Handwriting Recognition

1st Gideon Maillet de Buy Wenniger
The Adapt Centre
Dublin City University
Dublin, Ireland
gemdbw@gmail.com

2nd Lambert Schomaker
Bernoulli Institute for Mathematics,
Computer Science and Artificial Intelligence,
University of Groningen
Groningen, The Netherlands
l.r.b.schomaker@rug.nl

3rd Andy Way
The Adapt Centre
Dublin City University
Dublin, Ireland
andy.way@adaptcentre.ie

Abstract—Neural handwriting recognition (NHR) is the recognition of handwritten text with deep learning models, such as multi-dimensional long short-term memory (MDLSTM) recurrent neural networks. Models with MDLSTM layers have achieved state-of-the-art results on handwritten text recognition tasks. While multi-directional MDLSTM-layers have an unbeaten ability to capture the complete context in all directions, this strength limits the possibilities for parallelization, and therefore comes at a high computational cost.

In this work we develop methods to create efficient MDLSTM-based models for NHR, particularly a method aimed at eliminating computation waste that results from padding. This proposed method, called example packing, replaces wasteful stacking of padded examples with efficient tiling in a 2-dimensional grid. For word-based NHR this yields a speed improvement of factor 6.6 over an already efficient baseline of minimal padding for each batch separately. For line-based NHR the savings are more modest, but still significant. In addition to example packing, we propose: 1) a technique to optimize parallelization for dynamic graph definition frameworks including PyTorch, using convolutions with grouping, 2) a method for parallelization across GPUs for variable-length example batches. All our techniques are thoroughly tested on our own PyTorch re-implementation of MDLSTM-based NHR models. A thorough evaluation on the IAM dataset shows that our models are performing similar to earlier implementations of state-of-the-art models. Our efficient NHR model and some of the reusable techniques discussed with it offer ways to realize relatively efficient models for the omnipresent scenario of variable-length inputs in deep learning.

Index Terms—variable length input, example packing, multi-dimensional long short-term memory, handwriting recognition, deep learning, fast deep learning

I. INTRODUCTION

Over the last few years, end-to-end deep learning models for automatic handwriting recognition [1]–[3] have started to become competitive with earlier approaches, such as those based on hidden Markov models [4], [5]. A key ingredient to the success of these models has been the application of MDLSTMs [6]. However, the successful application of MDLSTMs for handwriting recognition (HR) is complicated by two main factors: 1) their computational cost and 2) their instability during learning. Because of these challenges, some researchers have questioned the need for using MDLSTMs in the first place [7], and/or suggested to (partly) replace them by convolutional layers which are better understood and easier to use out of the box in most deep learning frameworks [8]. But despite the difficulties, MDLSTMs and variants have a strong theoretical strength, which is their ability to capture the complete surrounding context at every cell in an MDLSTM-layer. This is particularly true for the multi-directional version of MDLSTMs, for example the 4-directional MDLSTM combines the complete context of all cells around a particular cell, in each of the four scanning directions. Whereas deep convolutional networks might arguably approximate this, the conceptual elegance of MDLSTMs combined with their empirical success for HR as described in recent literature [2], [3] make it unattractive to dismiss them altogether. As such, this paper focusses on the question: when MDLSTMs are applied for neural HR, how can this be done effectively and efficiently?

Concerning computational cost, a major problem with the original implementations of MDLSTMs was that the inherent sequential dependencies in the computation forced these implementations to compute each layer cell-by-cell. A big leap has been made by the insight that the computational dependencies still allow for sets of cells to be computed in parallel, conceptually scanning an image diagonally in parallel, rather than column by column as in the rudimentary earlier implementations. Furthermore, using a smart reorganization of the input, which we will refer to in this paper as the input-skewing trick [9], this parallel computation can be done efficiently on GPUs using convolution as a the workhorse.

Concerning computational stability, it has been found that MDLSTMs exhibit a severe conceptual problem in that the values of the memory-state tensor of MDLSTMs can grow drastically over time and even become infinite. This can hamper learning, or even derail it altogether. This phenomenon and the mathematical principles behind it have been thoroughly described by [10]. More importantly, the authors also describe improved versions of MDLSTMs, the most effective of which is called Leaky-LP cell. These stable cells overcome the instability problems of MDLSTMs while retaining their key
ability to preserve state, i.e. keep things in memory, over a long time. Application of these stable cells was found to be crucial by [3], and we share their finding when re-building models to reproduce state-of-the art literature results for neural HR.

Inspired by the earlier work of [2], [3] and [9], we started out on this work with the conviction that it should be possible to build effective as well as computationally efficient MDLSTM-based HR models while sticking to existing deep learning frameworks. This paper is the result of this effort. It contributes to the field with a thorough discussion of what is needed to reproduce state-of-the art HR results with MDLSTM-based models. It introduces an array of techniques that can be applied to make MDLSTMs fast, while using standard deep learning frameworks. Finally, it proposes a new technique called example packing which can be used to eliminate the majority of padding when dealing with variable-sized inputs. This technique alone can yield major computational gains by drastically reducing the waste of GPU memory and computation spent on padding. The saved memory enables larger batch sizes, yielding significant speedups. All source code is made publicly available with this publication.2

II. OVERVIEW

The term handwriting recognition is sometimes used to cover the whole range of sub-tasks associated with handwritten text, including for example word spotting [11], [12], which groups word images into clusters of similar words. In the context of this publication however, we use neural handwriting recognition (NHR) to refer specifically to the task of creating text output from handwritten text images. More precisely: 1) the input is in the form of (cut-out) images of handwritten text, i.e. word-strips or line-strips, 2) output is in the form of character or word-sequences, 3) a deep learning model is used to produce sequences of character probabilities, this is used in combination with connectionist temporal classification (CTC) [13] and the associated loss-function, 4) the whole system is trained end-to-end with mini-batches of labeled examples, using back-propagation and other standard deep learning techniques. Our model is chosen to be almost identical to the one used in [2], with the difference that we share the last, fully-connected layer across directions. Figure 1 shows the model structure, including including the places where example-packing (section V) can be applied.

III. LEAKY LP CELLS: A STABLE VERSION OF MDLSTMs

MDLSTMs [6] are the multi-dimensional extension of long short-term memories (LSTMs). In this paper we focus on their 2-dimensional version, which is the one used for NHR. For readers unfamiliar with the details of this type of network cells, it is helpful to make a comparison with one-dimensional recurrent neural networks (RNNs) and LSTMs [14], see Figure 2. For simple 1D-RNNs there is one input and hidden unit, and one output. For MDLSTMs this is extended with an additional input state and output state. In contrast, for 2-D-MDLSTMs there are two neighboring predecessor cells in a conceptual 2D grid of cells used for computation. Each neighbor provides a pair of \( \langle \text{hidden}, \text{state} \rangle \) inputs, with the other input called cell input coming from the computed cell, as in the 1D case. Furthermore, stacking the output of four different MDLSTMs, one for each possible direction the 2-D grid can be scanned, yields a 4-directional 2-D-MDLSTM. This version is the one typically used for NHR. Figure 4a shows the computational graph for MDLSTMs. A crucial role is played by two forget gates used to weigh and then combine the states \( S_1 \) and \( S_2 \), obtained as inputs from the two predecessor cells. The value of these gates is in the range zero to one, which causes a problem. When the sum of the gate activations becomes larger than one, the absolute values of the state entries, i.e. the norm of the state, can grow over time. As thoroughly discussed in [10] and confirmed in our own experiments, this is a real problem and not just a theoretical one. State values can grow rapidly over time, and even become infinite, and gradient clipping cannot prevent this. A naive solution would be to simply multiply the output of both gates by a factor 0.5, guaranteeing that the combined gate activation never exceeds 1. But [10] note that while fixing the instability problem, this causes a new problem by making it impossible for the cell to preserve state, that is remember, over a long time. Therefore, they proposed a more rigorous solution, introducing so-called lambda-gates that produce a weighted sum of the inputs, with the weights being predicted by the gate and summing to one, see Figure 4b. This solves the severe problems of MDLSTM instability, as also reported by [3], while retaining the crucial ability to preserve state over a long time.

Based on the idea of lambda-gates, multiple variants of stable MDLSTM cells are possible, as discussed in [10], with the best performing one being the Leaky LP cell, but all of them yielding solid results. In this work, we use a slight variant of the Leaky LP cell: the previous memory state is used in place of the newly computed memory state as (memory) input to the two output gates. This variant yielded faster learning and superior results in our experiments.

IV. PARALLELIZING THE COMPUTATION

To make training and application of MDLSTM-based NHR models computationally feasible, parallelization is crucial. Parallelization over the batch computation is the simplest form of parallelization, and is available without any additional effort in most deep learning frameworks. However, due to the large amount of memory required by each example and its MDLSTM representations, it is typically not possible to drastically increase the batch-size as a simple way to increase parallelization. The exact batch size possible for NHR will depend per problem and setup3, but in practice very large batch sizes are not possible. For this reason, additional other forms of parallelization should be considered and implemented wherever possible.

3Being determined by GPU memory, examples’ \{height, width, number of (color) channels\}, network structure and parameterization and other factors.

2Source code URL: https://github.com/gwenninger/multi-hare
Fig. 1: Network model structure, adapted from [2], with places where packing/unpacking are applied for efficient computation.

**A. Parallel column computation using the input-skewing trick**

The next optimization with large impact is the parallelization of MDLSTM computation within image columns, introduced by [9], increasing the level of parallelism by a factor as large as the example height. Notably, a similar trick was discovered independently by [3], but their variant relied on low-level implementation rather than leveraging existing tools, particularly efficient implementations of convolution, within deep learning frameworks. As explained in section III, computation of 2-D MDLSTMs can be modeled as a grid of computational “cells”, whereby each cell takes context input on two neighboring ancestor cells, one above and one on the left (as defined by the scanning direction). Figure 3 shows what we will call the **input-skewing** trick: each of the \( n - 1 \) image rows \( r_i, i \in [2, n] \) is shifted with an increasing number of \( i - 1 \) pixels. The results is a diagonally skewed input image that can be applied for efficient computation of the MDLSTM using convolution. The input-skewing trick transforms the original input into a row-shifted version. This produces a conceptual grid of computational cells, whereby each column of cells depends only on cells in the previous column. The skewed input image and corresponding computational grid, contains cells that correspond to valid/invalid inputs, marked by black/red squares in Figure 3. A binary mask tensor with ones/zeros for the valid/invalid cells is used to mask invalid inputs during computation. Skewed input image plus mask thereby enable fast computation with framework-native convolutional layers, without low-level programming.

**B. Convolutions with Grouping**

Another technique to further increase parallelism, relevant to deep learning frameworks with dynamic graph definition including PyTorch, is to make use of convolutions with grouping.⁴ While conceivably this technique has been used in other domains, to the best of our knowledge, it has not been proposed for NHR. In convolution with grouping, the computation is partitioned into \( m \) input groups and \( n \) output groups. Each of the \( n \) outputs is only connected to the nodes

---

⁴The technique may not be relevant for tensorflow and other frameworks working with static computational graph definition. At the expense of less flexibility, the pre-compilation and optimization of the computational graph in such frameworks solve some of the problems of poor automatic parallelization that occur when working with dynamic computational graphs.
of one of the \( m \) input groups, whereby \( n \) must be an exact multiple of \( m \). The output of a convolution network with \( m \) input and \( n \) output groups is the same as for \( m \times n \) separate networks, each with \( \frac{1}{m} \) th of the inputs connected to one \( \frac{1}{n} \) th of the outputs; but the difference is that these \( m \times n \) grouped computations are performed in parallel rather than sequentially.

Figure 4a shows the computational graph for 2D-MDLSTM computation. Taking into account the structure of the graph, there are three main observations that enable optimization of MDLSTM computation (and analogously Leaky LP cell computation), using convolutions with grouping:

1) The computation of one MDLSTM cell / a column of MDLSTM cells (using the input-skewing trick), can be divided into a set of operations that are mutually independent, and hence can be computed in parallel.

2) Most of the computations rely on the current pixel input and/or the ancestor hidden and memory states as inputs.

3) Even when the inputs differ, it remains possible to parallelize multiple computations using a single convolution with grouping. This is done by having multiple input groups in addition to multiple output groups. Finally, in cases where the number of outputs per input differs per input, this can be solved by replicating some of the inputs multiple times. This gets around the typical restriction that \( n \) must be an exact multiple of \( m \).

In the concrete case of 2D-MDLSTM computation (see Figure 4a), there are five matrix computations necessary to get input activations for the input node, input gate, two forget gates, and output gate. Since these input activation computations depend only on the input, either an image or input from the previous network layer, they can all be computed in parallel using a 2-dimensional convolution. This convolution is of size \( 1 \times 1 \) for both filters and stride, to avoid overlap between convolution kernel applications. It is then further parallelized using grouping, in this case with just one input group and five output groups.

Convolutions with grouping are similarly applied to parallelly compute the multiple tensors that use the same hidden or memory states as the input. We omit the details here because of limited space.

C. Example-list based multiple-GPU training

Parallelization over multiple GPUs is another way to further increase the speed of computation. This type of parallelization is typically supported natively in deep learning frameworks, for example in PyTorch there is a method `DataParallel` that supports it. However, the problem with DataParallel is that it only works with tensors of the same size. Essentially it expects a data and label tensor with uniform dimensions, so that it can divide these into a number of chunks, and provide one (data, label) chunk pair to each GPU. For different-sized example images, which are the norm in NHR, this approach breaks down. To fix it, we create a custom DataParallel that accepts the data to come in the form of a list of variable-size image tensors. The list is then split into approximately equal-size sub-lists, and a data sub-list with corresponding label sub-tensor is provided to each GPU.

V. EXAMPLE-PACKING

Parallelization of MDLSTM computation is restricted by the inherent recurrent dependency upon previous hidden and memory-states. In the case of NHR based on line-strips, parallelization within the computations for a line-strip pixel column is possible. But parallelization across pixel columns is not, because of the computational dependencies. Therefore, it is desirable to exploit the ways of parallelization that are possible to their limit. One obvious way to increase parallelization is to increase the batch-size. But this approach, when naively applied, requires all the examples to be padded to the same size. For handwriting line-strips, word-strips,
which are naturally of different dimensions, this approach is computationally wasteful in two ways.

1) The padding pixels use up a lot of wasted computation.
2) This wasted computation coincides with memory waste: the space required for the padding could have been used to fit in more real pixels, needed for the end result.

The question is: can we overcome the limitation that all examples need to be of the same size, while still respecting the constraints of efficient GPU computation? The conclusion is, we can, by using a combination of:

1) **Tiling** together examples together to using a greedy space-filling algorithm to use the available space as much as possible.
2) **Separating pixels** between the tiled examples.
3) **Binary masking** to indicate and block the hidden-state and memory-state input from predecessor cells that are not valid input cells but padding or separator cells.

This is best explained by an example. Figure 5a shows a set of artificial, packed examples, and Figure 5b the corresponding mask. Note that examples of the same height are arranged in a single row. This is a requirement for allowing column-parallelized MDLSTM computation with the input-skewing trick. Furthermore, note that one row of pixels is added between every pair of examples. These rows of pixels get skewed diagonally along with the input images, as a result of the input-skewing trick. Figure 6a shows the result of example packing for IAM data examples, consisting of IAM word-strips. Here, while there is still quite some padding, a large part of it is caused by the input-skewing trick. But note that while not perfect, packing saves out a lot of padding. Without it, every example needs to be padded to the largest width and height dimensions occurring in the mini-batch, in this case making all examples as wide as the first row example and as high as the last row example. Finally, one may expect that working with line-strips instead of word-strips, which for many dataset, such as IAM, is the default, the differences between the sizes of the image strips are smaller since the word-lengths average out. This is indeed partly true, see Figure 6b, however, at the same time the remaining height-differences imply that example-packing can still yield significant savings, predominantly in the height dimension.

A. **Efficient packing**

With the basic principles behind example-packing explained, the next question is how to find a packing that optimally uses the space, tiling the examples in a mini-batch such a way to add as little padding as possible. First note that there is no need that the dimensions across mini-batches are the same, and this fact is exploited in our approach. Second, note the earlier mentioned constraint: to allow efficient skewing and un-skewing of rows of examples, all examples in the row must be of the same height. This motivates a four step approach: 1) bucket the examples by height, 2) pack the examples in each height bucket, filling up rows, by repeatedly and greedily adding the widest still fitting example, 3) tiling the examples first within packed rows, then across rows, adding separating pixels in between, 4) applying the input skewing trick to create a skewed version of the resulting packed tensor and mask.

Packing is performed just before the computation of each MDLSTM layer, based on a list of input tensors for that layer. After the MDLSTM activations are computed on the packed tensors, unpacking is performed on these activations. Unpacking is packing in reverse, and consists of the following two steps: 1) the inverse of the input skewing trick is performed to restore the tensor format before skewing, 2) using the original example indices corresponding to the packed examples and their sizes, the activations per input example are extracted, while discarding parts of the activations corresponding to separating pixels in the input.

B. Packing for block-strided convolution layers

Block-strided convolutional layers are convolutional layers with a stride width and height ("block-size") corresponding to the size of the convolution kernel, such that there is no overlap in input for different kernel applications. These layers are used to merge the output of MDLSTM layers and decrease resolution. They require their own pre- and post-processing algorithms to allow efficient processing of input lists obtained from MDLSTM layers. These two algorithms perform a sort of simplified packing/unpacking. The tensor-list chunking (packing) algorithm chunks a list of input tensors of different sizes into blocks of given size, in our case the block-stride of the block-strided convolution layer. The chunking produces for each tensor a list of blocks, and stacks all these blocks on the batch dimension. This stacked block tensor can be processed very efficiently by a standard 2-D convolution layer. After computation of the convolutional features, using the size of the tensors in the original input list, a de-chunking algorithm (un-packing) concatenates the output activation blocks again together. The thus parallely computed result list is equal to what would be obtained if the block-strided convolution was computed for each input tensor separately and the result tensors collected in a list.

VI. **Effective Optimization**

We found the use of gradient clipping, particularly the technique proposed in [15], which constitutes rescaling of the gradient to normalize the gradient norm, to be necessary to achieve stable learning. Whereas the use of Leaky LP cells was another crucial component, in our experience gradient clipping was still needed in addition to obtain good results. Furthermore, we found that the learning rate, max norm for gradient clipping and optimizer needed to be chosen well together. This an empirical matter, in which settings from previous literature offer at best a starting point. We obtained good results, using the Adam optimizer [16] with an initial learning rate of 0.005, and gradient clipping using a maximum gradient norm of 10 to be effective. We used the technique of [17] to improve Adam, by halving the learning rate and

3The last fully-connected layer may be considered a special case with a block size of 1 × 1.
resetting the Adam state when the validation scores (WER and CER) got worse, resuming training from the best last model. Following [3], we trained for a maximum of 80 epochs, after which we selected the best performing model on the validation-set, and used this model to evaluate on the test-set.

VII. EXPERIMENTS

A. Dataset

We perform experiments on the IAM-database [18], which is an English multi-writer handwriting dataset based on material from the Lancaster-Oslo/Bergen (LOB) corpus. We chose this dataset as it is one of the most frequently used benchmark datasets in the field, and such facilitates easy comparison to other works including [2], [3], [7]. As such, during our re-implementation of MDLSTM-based NHR models from scratch, the dataset was invaluable for testing where we stood with our system in comparison to earlier work. The IAM database is of moderate size. It contains material of 657 different writers, and is partitioned into subsets for validation, training and testing of 161, 966 and 2915 lines. This data split corresponds to the split of the IAM (lines) dataset used in [2], [3] and [7]. For the IAM words dataset we used the same split files, and obtained subsets for training, validation and testing of 55079, 8895 and 25920 words. Unfortunately, somehow these sizes for the words dataset do not match the word-set sizes for training, validation and testing reported in [2] (80421, 16770, 17991) even though they were derived from the same data split files. This makes an exact quality comparison with [2] for the word recognition systems not possible.\footnote{We took the data splits from Théodore Bluche, as available from his website http://www.tbluche.com/resources.html. This yielded matching sizes for IAM lines, but for some reason not for IAM words.}

However, since our main experiments

validation model and applying it to the test-set. Figure 7a and 7b show the character error rate (CER) and word error rate (WER) scores on the validation set, without use of a language model during decoding; and Figure 7c shows the average CTC loss per epoch. From these graphs, and the table, a few observations can be made. First, the models trained using dropout outperform these without dropout. Second, whereas in case dropout is used the larger model with MDLSTM layer sizes of 4, 20 and 100 performs best, without dropout this model performs worse than the smaller model with MDLSTM layer sizes of 2, 10 and 50. This is in line with what has been reported earlier in the literature, i.e. in [2]. Third, the models without dropout have a CTC loss graph that keeps going down, whereas the CER and WER start to increase (i.e. worsen) again after a certain number of epochs, indicating over-fitting. In contrast, the CTC loss graphs for the models that use dropout flatten out faster after some point, whereas the quality of the models as measured by CER and WER for these models keeps increasing nearly till the end. Last, both systems with dropout not only give final better results, but also improve faster than the models without dropout, with the largest model with dropout showing a markedly faster improvement towards a decent system than all other systems. In summary, these graphs show that dropout is highly effective both in delivering superior results, as well as in our case in delivering them faster.

Table II shows a comparison of our best models against the literature results by [2] and [3]. Comparing to the results of [2], it can be noted that our best system using dropout is still slightly outperformed by theirs, but the difference is small. The remaining difference might be explained by the fact that they use a form of curriculum learning, training first on the words and then on the lines, as well as using a different optimizer.

We mostly followed [3] in our training approach, not using curriculum learning and using Adam instead of SGD (or RMSProp) as an optimizer. The lower performance we obtain in comparison to [3] is explainable from the our different network structure, which is chosen almost identical as [2]. As our work focuses on proposing computational gains, which apply also for even fancier networks, for example adding max-pooling layers and layer normalization, we consider the fact that in terms of recognition accuracy our model performs slightly below state-of-the-art not to be a big problem.

Fig. 5: Packed artificial data examples plus mask.

Fig. 6: Packed IAM words and lines data

(a) Packed IAM
(b) Corresponding binary mask

(a) Packed IAM words data example
(b) Packed IAM lines data example

Fig. 7: Packed IAM words and lines data
Table II: Comparison to literature results on IAM lines.

<table>
<thead>
<tr>
<th>System</th>
<th>WER</th>
<th>CER</th>
<th>WER</th>
<th>CER</th>
</tr>
</thead>
<tbody>
<tr>
<td>Leaky LP Cell [2,10,30], no dropout</td>
<td>43.8</td>
<td>13.9</td>
<td>52.2</td>
<td>18.8</td>
</tr>
<tr>
<td>+ Vocabulary and LM</td>
<td>15.6</td>
<td>6.4</td>
<td>22.1</td>
<td>9.9</td>
</tr>
<tr>
<td>Leaky LP Cell [4,20,30], no dropout</td>
<td>47.4</td>
<td>15.7</td>
<td>54.6</td>
<td>20.4</td>
</tr>
<tr>
<td>+ Vocabulary and LM</td>
<td>19.1</td>
<td>8.9</td>
<td>25.1</td>
<td>12.9</td>
</tr>
<tr>
<td>Leaky LP Cell [4,20,50], dropout</td>
<td>38.4</td>
<td>11.3</td>
<td>44.0</td>
<td>14.8</td>
</tr>
<tr>
<td>+ Vocabulary and LM</td>
<td>17.7</td>
<td>7.8</td>
<td>18.6</td>
<td>8.3</td>
</tr>
<tr>
<td>Leaky LP Cell [4,20,100], dropout</td>
<td>33.9</td>
<td>9.8</td>
<td>40.8</td>
<td>12.9</td>
</tr>
<tr>
<td>+ Vocabulary and LM</td>
<td>15.5</td>
<td>6.4</td>
<td>15.9</td>
<td>6.6</td>
</tr>
<tr>
<td>Pham et.al (2014), no dropout</td>
<td>36.5</td>
<td>10.4</td>
<td>43.9</td>
<td>14.4</td>
</tr>
<tr>
<td>+ Vocabulary and LM</td>
<td>12.1</td>
<td>4.2</td>
<td>15.9</td>
<td>6.3</td>
</tr>
<tr>
<td>Pham et.al (2014), dropout</td>
<td>27.3</td>
<td>7.4</td>
<td>35.1</td>
<td>10.8</td>
</tr>
<tr>
<td>+ Vocabulary and LM</td>
<td>11.2</td>
<td>3.7</td>
<td>13.6</td>
<td>5.1</td>
</tr>
<tr>
<td>Voigtlaender et.al (2016)</td>
<td>7.1</td>
<td>2.4</td>
<td>9.3</td>
<td>3.5</td>
</tr>
</tbody>
</table>

Table III shows our results on IAM words and the reported results on IAM words from [2]. Our results on IAM words without vocabulary are worse than those of [2] in this setting. However, as discussed before, these scores cannot really be compared. Using the same dataset split as for IAM lines, our training set became considerably smaller than the size reported in [2], which probably explains the score-differences.

Table III: Recognition quality for IAM words and literature results using a larger training set (see section VII-A).

<table>
<thead>
<tr>
<th>System</th>
<th>WER</th>
<th>CER</th>
<th>WER</th>
<th>CER</th>
</tr>
</thead>
<tbody>
<tr>
<td>Leaky LP Cell [4,20,100], dropout</td>
<td>33.8</td>
<td>14.1</td>
<td>42.05</td>
<td>19.15</td>
</tr>
<tr>
<td>+ Vocabulary</td>
<td>20.12</td>
<td>10.42</td>
<td>25.66</td>
<td>14.29</td>
</tr>
<tr>
<td>Pham et.al (2014), dropout</td>
<td>—</td>
<td>—</td>
<td>31.44</td>
<td>14.02</td>
</tr>
</tbody>
</table>

C. Impact of packing on the training time

In this section we show the impact of packing on the training times in both the (IAM) line-recognition and (IAM) word-recognition scenario. In the setting where packing is not used, we instead use a strategy we will call last-minute batch-padding (LMBR), padding examples for each batch (on-the-fly) to the maximum height and width occurring within that batch. LMBR is already a faster baseline than padding all examples within the training set to the same maximum height and width, a simple but computationally wasteful strategy.

Table IV shows the time consumed per epoch, examples per second and maximum GPU memory usages for identical models that were trained with or without example packing. For these experiments, we used our best performing model with MDLSTM layers of sizes 4, 20 and 100 plus dropout, while the batch sizes were chosen to be maximal given the setting’s peak GPU memory consumption. This yielded for line recognition batch sizes of 8 when no padding was used, and 12 when it was used and for word recognition batch sizes of 20 when no padding was used, and 200 when it was used. As can be seen, these settings yield a similar maximum memory usage, and neither of the batch sizes could be further increased without

Table IV: Memory and time usage for models with and without example packing, with batch sizes chosen the maximal possible given the observed maximum GPU memory usage.

<table>
<thead>
<tr>
<th>Preparing of batch examples</th>
<th>batch size (SS)</th>
<th>time per epoch (HH:MM:SS)</th>
<th>examples per second</th>
<th>max GPU1 memory use (MB)</th>
<th>max GPU2 memory use (MB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>batch-padding</td>
<td>8</td>
<td>07:24:06</td>
<td>0.243</td>
<td>10824</td>
<td>10675</td>
</tr>
<tr>
<td>example-packing</td>
<td>12</td>
<td>05:33:45</td>
<td>0.555</td>
<td>10949</td>
<td>10760</td>
</tr>
<tr>
<td>IAM lines</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>batch-padding</td>
<td>20</td>
<td>06:26:48</td>
<td>2.38</td>
<td>11074</td>
<td>11144</td>
</tr>
<tr>
<td>example-packing</td>
<td>200</td>
<td>00:58:22</td>
<td>16.1</td>
<td>10827</td>
<td>10849</td>
</tr>
</tbody>
</table>

361
running out of the total available GPU memory (11178 MB).\footnote{In case of IAM words, we approximated the maximum batch size not giving out of memory problems by trial with a step size of 5. Given the large difference in the maximum possible batch sizes with and without packing in this setting, this level of precision is adequate for the purpose of our comparison.}

For line recognition, looking at the times per epoch or examples per second, it can be observed that using packing the same computation can be done in 69% of the time used without packing. These savings come mostly from avoiding the need to pad all examples within a batch to the same height, as for line strips the width differences between words average out to a large extent. Even so, already in this settings packing makes a noticeable difference. Looking at word recognition next, the speed improvements are more drastic. The time per epoch is reduced from about six and a half hours, to about an hour, by using packing. This is explained by the increase of the possible batch size from 20 to 200, corresponding to a large increase in efficiency. The major speedup, by a factor 6.6, is even relevant for models which use convolutional layers to replace MDLSTMs [7]. While these systems are generally more efficient, they still waste a lot of computation on padding and could therefore benefit from packing, with some adaptations for the changed network structure.

VIII. DISCUSSION

While the packing techniques as applied in this paper are specific to MDLSTMs, the principle of efficient packing and unpacking of variable-size examples provided as a list is general enough to be adapted for large speed improvements of many deep learning models that work with variable-sized inputs. Notably, the tensor-list chucking algorithm as discussed in section V-B is itself an illustration of how the idea first developed for MDLSTM layers was then adapted for convolution layers with non-overlapping strides as well. Whereas the generalization of this algorithm to general convolution layers is slightly more complex than the algorithm described here, it is of a similar form. In future work we would like to further generalize the principle of packing, supporting more different network types dealing with variable-size inputs.

IX. CONCLUSION

We presented several new methods that can help to drastically increase the speed of deep learning models using MDLSTMs. One of these techniques, example packing, achieved a factor 6.6 speed improvement on word-based handwriting- recognition, by avoiding wasted computation on padding. Our methods were thoroughly tested on a MDLSTM-based implementation of state-of-the-art neural handwriting recognition models implemented with PyTorch.

ACKNOWLEDGMENT

This research has been supported by the ADAPT Centre for Digital Content Technology which is funded under the SFI Research Centres Programme (Grant 13/RC/2106) and is co-funded under the European Regional Development Fund.

REFERENCES